The characterization of laboratory plasma instabilities, magnetic reconnection and turbulence associated phenomena, require the simultaneous signal sampling from arrays of magnetic sensors (hundreds or even thousands) to obtain spatial resolution, with several hundred kHz for time resolution. Magnetic measurements based on pick-up (Mirnov) coil are quite common in experimental pulsed devices for plasma research, thanks to their simplicity and reliability. Being the signal from this type of sensor proportional to the time variation of the magnetic field (dB/dt), it has to be time-integrated to recover the instant value of magnetic field. Depending on the required integration time usually either analog integrators or chopped integrators are used. However these solutions tend to limit the frequency bandwidth in the kHz range, they are not easy to design and build, and require additional fast channels to directly acquire the dB/dt signal to recover the plasma dynamic features at higher frequencies. In this paper we evaluate the feasibility of using a direct single channel precision ADC to allow the simultaneous acquisition of dB/dt measurements and to provide the integrated B measurement by means of digital integration on the new RFX-mod2 device. On this purpose we interfaced an existing ADC-module to a Xilinx Zynq FPGA, in order to evaluate the intrinsic noise and to investigate the feasible integration window of this configuration. The result opens the door to a compact, cost-effective and reliable acquisition system, usable for simultaneous real-time control and transient signal recording, scalable from tenths to thousands channels, applicable to a broad class of pulsed plasma experimental devices.
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I. INTRODUCTION

RFX-mod
12 is a medium size toroidal plasma multiconfiguration machine (major radius R = 2.0m, minor radius a = 0.46m, operated up to 2 MA current reversed field pinch (RFP) configuration or 0.5 T tokamak). The experiment is now being further upgraded to RFXmod2 3 : one of the major step foreseen is a substantial improvement of the magnetic measurement system. The total number of the new magnetic pick-up coil sensors will be increased with the aim of improved spatial resolution 4 . Moreover the sensors will be moved inside the vacuum vessel widening their usable signal bandwidth up to 200 kHz. These desirable characteristics imply demanding requirements for the acquisition system. The extension of the present analog integration system 5 , followed by two separate sets of ADC channels, one for precision off-line transient data sampling and one for realtime control, would be costly, requiring several rack cubicles and severely limiting the useful bandwidth. Thus a more compact and cost effective solution is being investigated. A possible one could be based on the ATCA-MIMO-ISOL 6 architecture originally developed for the plasma column vertical stabilization of the JET tokamak experiment and already tested on RFX-mod 7 . In principle this architecture could be suitable for performing the numeric integration need for real-time plasma control, while simultaneously recording the dB/dt signals suitable for the study of the fast MHD dynamic processes taking place into the plasma 89 . The acquisition channels of this architecture are isolated input modules using precision 18-bit, 2 MSamples/s SAR ADC coupled to an FPGA which then routes the data flow to the processing/storage servers through a PCI-e interface. These characteristics of high sensitivity and high serial throughput, combined with the galvanic insulation of the input section of each module make this solution very attractive. However for our purposes, the ATCA/PCI-e architecture is still expensive, complex to manage, and requires substantial software and firmware development. With this in mind we decided to switch to simpler and more flexible hosting interface, while trying to keep the existing isolated ADC module. The use of the Xilinx Zynq system on chip, integrating both FPGA and CPU cores, allows to set-up a self-contained acquisition board with a drastic simplification of the system, providing both the autonomous local storage for transient recording function, as well as the ability to send real-time decimated and integrated data to the control servers through standard gigabit Ethernet interface. To assess the feasibility of this proposal, we developed an interface adapter between the MIMO ISOL ADC module and a commercial Redpitaya Zynq board, and then we investigated the limits of the direct numeric integration technique with presently available electronic components. The goal is to check to what extent a directly acquired signal from the RFX-mod2 probes can be digitally integrated. Even if applied to this specific case, the results obtained here could be used as guidelines for other similar applications as well. The paper is organized as follows: the dynamic range is defined at first from the assumption of the lowest and the highest signal expected. This has been set led by the experience of RFX-mod operation, using the collected data on the existing analog system as a baseline. The structure of the ADC and the FPGA interface developed to gather data are then briefly described. A characterization of the acquired signal is than provided to verify the feasibility of this approach.
II. EXPECTED SIGNAL RANGE
The dynamic range requirements for the signal acquisition system ask for a careful evaluation of both the minimum detectable and the maximum expected signal, keeping in mind that the signal has to be numerically integrated. The maximum level of the signals we are going to acquire can be straightforwardly derived from experimental measurements already carried out on RFX-mod, which can be used to estimate the level of the signal once the probe characteristics and its measurement chain are defined. The probes used up to now on RFX-mod 105 present a typical sensing area of 0,025 m2 and proved to offer a good compromise between compactness, signal sensitivity and usable bandwidth. The new probes of RFX-mod 2 will maintain these basic geometric and electric features, while the materials and the manufacturing process will be modified to comply with the vacuum installation
11 . An example of the expected dB/dt signal source and its spectrum, obtained by wide-band in-vessel probes installed on RFX-mod, are shown in Fig.1 . This signal will be later used, to set the maximum signal level. On the other hand the floor signal requirement involves the sensitivity to slowly changing magnetic field at low intensity. Magnetized plasmas are prone to amplify the spatial resonant component of an external field. Even an unwanted small field variation (the so called field errors) can have large effects on plasma behavior [compass scan].
The ability to detect these features is thus needed for example to allow the characterization of misalignments of the sensors and the structure of these small field components. As a comparison case, the performance of noise level and integrator drift of the actual conditioning system of RFX-mod is shown in Fig. 2 . The final integration error is of the order of 0.6 mT, with the typical signal range to be measured which spans from 10 mT to 0.5 T. Most of the integration drift error can be corrected in post-processing, but it is necessary to keep it into an acceptable range to allow the use of these signals for realtime control purposes. As the minimum detectable reference signal, we choose a trapezoidal 1 mT field with a slow trapezoidal evolution: 1 sec. ramp, 1 sec. state, 1 sec. ramp-down is shown on Fig. 3 .
The low signal level limit and the integration capability are severely affected by the 1/f noise of the circuit, which is poorly documented in the manufactures ADC data sheets and sometimes not well understood in the literature. These issues will be discussed later
III. ADC MODULE STRUCTURE
The analog to digital conversion inside each of the ATCA-MIMO-ISOL board ADC modules is delegated to an Analog Devices AD7641, a 18-bit SAR converter that acquires signals from a fully differential input in the range 2.048 V at the maximum rate of 2 MSamples/s. A block scheme of the module is shown in Fig. 4 : the analog input is initially filtered by a 1 pole, 100 kHz passive component connected to a differential amplifier THS4520 used as input range adapter; the AD7641 is configured to operate using serial communication protocol and the digital signals are delivered to the FPGA by means of a digital isolator. The power is supplied through an isolated DC/DC converter which is synchronized with the ADC conversion start command in order to minimize the noise spikes generated during power switching phase.
IV. ADC DIGITAL INTERFACE
The module has been subsequently interfaced with a standard Xilinx Zynq FPGA board, developing a custom HDL code with the purpose of streaming data output to a proper embedded GNU Linux driver. Fig. 5 shows the schematic design of the bus connections of the FPGA logic.
Two main IP symbolic components are visible: the first one from the left of the sketch represents the processor entity, the second is related to the module digital acquisition. The processor unit presents two bus connections, externally linked to the DRR and fixed I/O hardware components, and one internally connected by the AXI GP0 general purpose bus to the other custom logics. Here all the IRQ and clock connections have been hidden to improve the schema readability but all the components are clocked by 125MHz Zynq internal multiplier and the FIFO drives an interrupt of the PS to inform the driver of the status changes. The custom logic named scc52460 fifo encloses all the implemented design exploiting a 32-bit Xilinx AXI-Stream FIFO core with the input connected to a chain of custom cores performing in sequential order: the acquisition from module LVDS serial port, a configurable decimation of acquired data, and a configurable length packetization of the output stream. The communication protocol selected in the schematic hardware design of ADC module is the AD7641 serial master WARP mode connection with a further external flip-flop connected to the clock output that makes the signal transaction dual edge synchronized (rising and falling). This aims at achieving, likewise the DDR protocol specification, the same throughput with half of the frequency that in this way matches the one of the signal data. The read implementation approach is then a double buffers with two process that have the sensibility to the respectively rising and falling edge of the SCLK in clock input port. On the other side a proper kernel module has been developed implementing the Xilinx FIFO core communication protocol 12 , in this way the kernel spools data from the FIFO buffer to the user allocated memory. Other solutions could be certainly applied to read data from the device, for example the Zynq is equipped with two high speed embedded DMA channels that are able to write data directly into DDR relieving the CPU of the mem-copy load. The proper transfer architecture should be always chosen in relation with the overall project complexity and goals. The system has been then tested for long lasting acquisition pulses at full speed 2 MSPS output and it resulted to be able to work properly in continuous mode.
V. ADC MODULE ANALOG CHARACTERISTICS
The module frequency response has been characterized by means of an HP33120A generator, with two different techniques: a) providing a series of sine waves at fixed frequency at 10 Vpp and b) with a white noise output. The result is shown in Fig. 6 , where the effect of the 100 kHz low pass input filter and the residual aliasing are clearly visible. In the following the Welch method has been used to compute an estimate of the power spectral density (WPSD i.e. Welch Power Spectral Density hereafter) by successively dividing the data into overlapping segments, computing a modified periodogram for each segment and finally averaging the obtained data.
In view of integrating the input signal, we carried out a detailed characterization of the noise seen by the ADC, The noise has been characterized in time (Fig. 7) and frequency domains (Fig. 9 ) marked with red line. The noise generated by the DC/DC converter is visible in the time domain as a series of synchronous spikes (7a), which are reflected in a histogram of the noise amplitude with three peaks (7b).
The frequency domain analysis shows two peaks due to isolation DC/DC converter, one at 500 kHz and its 1 MHz harmonic at Nyquist frequency, while at low frequency the spectrum is dominated by the 1/f noise. In order to better identify the noise sources inside the circuit, the DC/DC converter has been replaced by a linear power supply. Although the histogram of the sampled noise becomes comparable to the ADC specifications the spectrum improvement remains restricted to specific high frequencies that are easily filtered out.
In the final circuit configuration the input amplifier has been removed as well, this time obtaining a reduction of the 1/f noise by a factor 20. A comparison of the overall noise spectrum with the final configuration is proposed in (Fig. 9) , where the red spectrum represents the complete noise recorded without any intervention in the module, and the blue spectrum is the result of the signal acquisition with the DC/DC converter and the linear supply removed.
VI. INTEGRATION OF NOISE AND EXPECTED DRIFT ERROR
As already mentioned in the chapter 1, one of the main goals of the present work is the complete replacement of existing analog integrators (Fig. 2) with direct numerical integration of the digitally acquired signal. For short time integration, the noise spectrum involved is in the high frequency range, i.e. dominated by the white noise. In this case the numerical integration of a sampled sequence s i is a well defined case, being equivalent to a discrete random walk in which the distribution of the steps s i has zero mean with a finite variance σ 2 . Thus given the final integral sum after n steps S n = n i=0 s i , its variance is simply proportional to number of steps:
In the case at issue the integration time lasts several seconds and the desired frequency range extends far below the typical 1/f corner of standard electronic components. The integration is then dominated by the 1/f noise level. Contrary to the white noise, for this case there is no simple relation linking the noise level to the standard deviation of the final integration step. For this reason the problem has been tackled by means of a statistical analysis based on experimental data. We performed the numerical integration on a number of samples [quanti?] on the different circuit configuration considered. As shown if Fig. 10 , the estimated variance of the final value of the integrated signal after 10s with the ADC module in standard configuration, is about 4 ADC count · sec.
This translates in an equivalent final error for the magnetic probes of 5 mT. As appears from Fig. 11 , besides its expected final value, the integration error applied to the reference magnetic measurement case makes practically impossible the reconstruction of the magnetic signal.
The case with the ADC without the input amplifier is reported in Fig. 12 , where the final error standard deviation is 0.33 ADC counts sec, which ten times lower than the previous case.
By adding the equivalent magnetic input reference signal to the noise, the desired signal can be successfully identified with an overall acceptable error and further corrected by suitable post processing.
This last 14. This implies that for practical purposes the use of synchronous DC/DC converter does not affect the ADC conversion, at least with the purpose of numerical integration. As briefly mentioned computational methods can be further applied to finally recover the actual input signal from a very low frequency drift. A commonly naive solution is to compute a standard linear interpolation of the noise evaluated outside the interval of interest, where the magnetic field is known to be steady, and subtract the interpolated offset during integration. Such operation can be easily applied on the signal in Fig. 13 , while is likely to fail on the case of Fig. 11 . This situation can be ascribed to the presence of 1/f noise components at relatively high frequencies, close to the signal band.
VII. TESTS WITH MAGNETIC PROBE
As a final proof of concept the complete signal acquisition chain has been deployed in a test bench environment to check if circuit noise is compatible with the actual RFX probes. The test circuit used consists of a solenoid inducing a controlled field to the magnetic probe. This was made by wrapping 40 turns of copper conductor of 2mm diameter in a coil that was estimated to present a 0.1mH inductance. In order to obtain the correct impedance to the circuit, a further resistive load of 2.5 Ohm was connected in series capable of dissipating a power of 100W, supplying in test by 4A it will dissipate 40W. The maximum current applicable to the total resistive load is 6.32A.
The test result is shown in Fig 15, where the signal provided to the magnetic probe was manually regulated using an external potentiometer changing the current flowing into the generator coil. The direct acquired signal is reported on the curve at the high part of the image while the integrated result lies on the plot below. Here a successful magnetic field reconstruction can be directly appreciated measuring a 1.25 mT fluctuation within a time interval of about 3 s. The possible noise interpolation could exploit the leverage of the signal drift of about 1 mT measured along the entire 10 s signal to a reconstruction improvement of few microT .
VIII. CONCLUSIONS
A complete acquisition chain has been built testing the feasibility of the numerical integration approach to recover the RFX magnetic field from solenoids probes. A complete isolated ADC module has been interfaced to an embedded SoC DAQ board exploiting a Xilinx FPGA real-time numerical elaboration. In conclusion it has been shown that a direct digital integration appears feasible, even if it seems to require the state of the art components to recover high dynamic range and wide frequency spectrum signals at the same time, with a single channel. Both a simulated setup and an experimental testbed has been set up to evaluate the ADC noise impact on the integration results. Even using the best available commercial components, an accurate evaluation of the ADC characteristics must lead the choice of technology matching the desired input dynamic range and the bandwidth attenuation. The need of high quality components has been shown to be related with the 1/f low drift noise mainly coming from the ADC and the input amplifier electronics. Although the 1/f noise seems to be the main issue for the integrated signals in long duration pulses, the high frequency oscillation due to the insulation DC/DC converter does not appear to create severe artifacts to the acquisition that can be reconstructed by digital filters synchronized with the acquisition system. 
